Data Sheet

Oct 14, 2010 - Finally, the process required to map the signal names from your. FPGA design to the logic analyzer setup is manual and tedious. When ne...

8 downloads 50 Views 3MB Size

Recommend Documents

No documents